

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/810,035	03/26/2004	Albert S. Weiner	ATM-291	8458
3897	7590 08/23/2005		EXAM	INER
SCHNECK & SCHNECK			NGUYEN, THINH T	
P.O. BOX 2-E SAN JOSE, CA 95109-0005			ART UNIT	PAPER NUMBER
			2818	
			DATE MAILED: 08/23/200:	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/810,035	WEINER, ALBERT S.			
Office Action Summary	Examiner	Art Unit			
	Thinh T. Nguyen	2818			
The MAILING DATE of this communication Period for Reply		h the correspondence address			
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATION Extensions of time may be available under the provisions of 37 Clafter SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply within the set	ON. FR 1.136(a). In no event, however, may a result in the statutory minimum of thirty deriod will apply and will expire SIX (6) MONT statute, cause the application to become ABA	ply be timely filed (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on	04 August 2005.	•			
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) ⊠ Claim(s) <u>1-10</u> is/are pending in the application 4a) Of the above claim(s) is/are with 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-8 and 10</u> is/are rejected. 7) ⊠ Claim(s) <u>9</u> is/are objected to. 8) □ Claim(s) are subject to restriction and subject to restriction	ndrawn from consideration.				
Application Papers					
9) ☐ The specification is objected to by the Example 10) ☐ The drawing(s) filed on 26 March 2004 is/at Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the	are: a)⊠ accepted or b)⊡ objective the drawing(s) be held in abeyand orrection is required if the drawing(s)	ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for a 	ments have been received. ments have been received in Ap priority documents have been i ureau (PCT Rule 17.2(a)).	oplication No received in this National Stage			
Attachment(s) 1) Motice of References Cited (PTO-892)		ummary (PTO-413)			
 2) Notice of Draftsperson's Patent Drawing Review (PTO-946 3) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date 	B) Paper No(s)	/Mail Date formal Patent Application (PTO-152)			

Art Unit: 2818

DETAILED OFFICE ACTION

1. Applicant's election of claim 1-10 for prosecution without traverse in the communication with the Office on 8/4/2005 is acknowledged.

Specification

2. The specification has been checked to the extent necessary to determine the presence of all possible minor errors. However, the applicant cooperation is requested in correcting any errors of which the applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102(b/e) that form the basis for the rejections under this section made in this office action.

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2818

4. Claim 1,6, 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Campardo et

al. (U.S. Patent 5,535157).

REGARDING CLAIM 1

Campardo discloses (in the abstract, in fig 1) a transistor memory array comprising: a

first plurality of non-volatile memory transistors (group S in fig 1) and a second plurality of

read-only memory Transistors (group M in fig 1), the non-volatile memory transistors having

the same footprint as the read-only memory transistors within a single memory array.

Noted that even though Campardo does not mention about footprint, in his disclosure, all

the transistor cells inherently have the same footprint since the structure and the size of the ROM

cell group (Campardo called them the OTP cells or one time programmable) is exactly the

same as the EEPROM cell Group.

REGARDING CLAIM 6

Campardo discloses (in the abstract, in fig 1) a transistor memory array wherein the

second plurality of read only transistors (the OTP group) is grouped into rows.

REGARDING CLAIM 10

Campardo discloses (in the abstract, in fig 1) discloses a transistor array wherein the non

volatile transistors are EEPROM transistors.




Fig. 1

Art Unit: 2818

Claim Rejections - 35 USC § 103

6. The following is a quotation of U.S.C. 103(a) which form the basis for all obviousness rejections set forth in this office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 2,3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashikoshi et al. (U.S. patent 5,132,928) in view of Campardo et al. (U.S. patent 5,535,157)

REGARDING CLAIM 2

Hayashikoshi (the abstract, fig 5) discloses all the invention including an EEPROM array that has the memory cell with EEPROM transistor and select transistor (Q1 to Q9) with the same footprint. Missing in the disclosure by Hayashikoshi is the array of EEPROM of claim 2 also includes an array of ROM. Campardo, however, (in fig 1 and the abstract) discloses an array of EEPROM that included an extra ROM array access only by the manufacturer (column 1 lines 14-16)


It would have been obvious to one of ordinary skill in the art the time the invention was made to combine the teachings by Hayashikoshi and Campardo and come up with claim 2. The rationale is as the following:


A person skilled in the art would have been motivated to get more profit by providing the flexibility required by the manufacturer to keep track of the quality of their product for the Hayashikoshi device as taught in column 1 lines 20-23 of the Campardo reference.

REGARDING CLAIM 3

Hayashikoshi (the abstract, fig 5,in fig 3) that the select transistor and memory transistor have a common electrode (electrode 202 in fig 3). The rationale as why to combines the Hayashikoshi and Campardo references has been discussed in the rejection of claim 2.

FIG.3 PRIOR ART





Art Unit: 2818

8. Claims 4,5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashikoshi et al. (U.S. patent 5,132,928) in view of Campardo et al. (US patent 5,535,157) and in further view of Ho et al. (US patent 6,355530).

REGARDING CLAIM 4

As discussed in the rejection of claim 2, the combined teachings by Campardo and Hayashikoshi disclose all the invention of claim except for the limitation of a ROM array that comprises a single transistor with open or closed channel. Ho et al (in column 1 lines 25-35 column 1 lines 44-50), however, discloses ROM cells with open or closed channel.

It would have been obvious to one of ordinary skill in the art the time the invention was made to combine the teachings by Hayashikoshi, Campardo et al. and Ho et al. and come up with the invention of claim 4 since a person skilled in the art would have been motivated to improve the device invented by the combined teachings of Hayashikoshi and Campardo and come up with a device that are simpler to make and has less leakage as taught by Ho (column 3 lines 11-16).


REGARDING CLAIM 5

Campardo discloses (the abstract, fig 1) a non-volatile transistor with two poly layer while the ROM cell invented by Ho (fig 1E,column 4 line 17 layer 116a) has only one poly layer.

The rationale as why claim 5 is obvious over Campardo and Ho has been discussed in the rejection of claim 4.

Application/Control Number: 10/810,035

Art Unit: 2818



9. Claims 7,8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Campardo et al. (US patent 5,535,157) in view of further remark.

REGARDING CLAIM 7,8

Campardo (the abstract, fig 1) discloses all the invention except for the condition of programming wherein the group of ROM cells has a first subgroup of transistors at least one row in first logic state and a second subgroup of transistors in at least one row second logic state. These feature, however, are considered obvious since the manufacturer are required to set up their devices as dictate by the demand of their need (see the Campardo reference column 1 lines 14-23). A person skilled in the art at the time the invention was made would have been capable of using the teaching by Campardo and his own ordinary design skill and come up with the invention of claim 7,8 without any special teachings for the purpose already explained beforehand.

Art Unit: 2818

ALLOWABLE SUBJECT MATTER

10. Claims 9 is objected as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all the limitations of the base claim and any intervening claim.

Claim 9 is considered allowable since the prior fails to teach a transistor memory array that has all the additional technical features as recited in claim 9.

- 11. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and the page numbers in the application and/or references cited to assist the examiner to locate the appropriate paragraphs.
- 12. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to be abandoned (see M.P.E.P. 710.02(b)).

CONCLUSION

13. The prior arts made of record and not relied upon are considered pertinent to applicant disclosure: McElheny et al (US patent 6,187,634) disclose a process for making an EEPROM active area castling.

Any inquiry concerning this communication or earlier communications from the 14. examiner should be directed to Thinh T Nguyen whose telephone number is 571-272-1790. The examiner can normally be reached on Monday-Friday 9:00am-6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached at 571-272-1787.

The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval [PAIR] system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

- Thuliggen

Thinh T. Nguyen

Art Unit 2818